Abstract-The aim of this paper is to quantify the interest of using hardware field-programmable gate arrays (FPGAs) to implement complex control algorithms. As a benchmark, authors have chosen a sensorless speed controller for a synchronous motor. The estimation of the rotor position and speed is achieved using an extended Kalman filter (EKF), eliminating the need of their corresponding mechanical sensors. Due to the EKF complexity, such sensorless controller is systematically implemented in a software digital signal processor (DSP) device. The execution time is frequently evaluated to several tens or hundreds of microseconds. The motivation here is to prove that, when exploiting the treatment fastness of FPGAs (less than 6 μs), it is possible to enhance the control bandwidth. To reach this objective, a comparison between the developed FPGA-based sensorless speed controller and its DSP-based counterpart is made. The same sensorless controller (with the same complexity) has been implemented in both cases. To prop up this comparison, simulation, hardware-in-the-loop, and experimental tests are presented. 
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I. INTRODUCTION

I
N THE FIELD of power electronics and drive applications, controllers are getting increasingly sophisticated. This is mainly due to the progress in terms of control theory and in terms of digital technologies.
Regarding the control theory, the implemented control algorithms are getting more and more complex. In many applications, advanced controllers like, among others, predictive controllers [1] , [2] , multilevel multiphase pulsewidth modulation (PWM) controllers [3] , multiphase multiaxis motor controllers [4] , and sensorless controllers [5] - [10] are encountered.
In the same context, the use of digital technologies is becoming a systematic option since they allow the implementation of such complex controllers. On the other hand, analog controllers, despite their drawbacks such as parameter drifting or the lake of integration, still remain the reference in terms of rapidity and control bandwidth. This is the reason why digital controllers must be fast enough so as to achieve high control performances comparable to their analog counterparts.
Today, many of these complex control applications are systematically implemented using software digital controllers such as digital signal processors (DSPs). The increasing interest to such solutions is due to their low cost, their design flexibility, and their ability to implement complex tasks.
However, their use remains limited in some industrial drive applications where high control performances are required. This is typically true for aircraft applications where high control quality and large bandwidth are key issues. The use of software solutions is then limited because of their fixed internal architecture which leads to fully serialize the treatment. The more 0278-0046/$31.00 © 2012 IEEE complex is the control algorithm, the longer is the execution time. As a consequence, delays are introduced in the control closed loop which affects the control bandwidth.
To achieve high control performances, many researches and industrial applications have proved that field-programmable gate array (FPGA) solutions are good candidates [19] . Indeed, FPGAs are outperforming today's software solutions by exploiting the inherent algorithm parallelism. Consequently, implementing such hardware solution gives the possibility to develop an architecture that is fully dedicated to the algorithm. Furthermore, the increasing integration density of recent FPGAs gives the possibility to implement complex control algorithms. Thus, allying today's FPGA high-speed performances with parallelism leads to a drastic reduction of the execution time. Consequently, in terms of control performances, a quasi-instantaneous control is ensured which enhances the control bandwidth.
The aim of the proposed work is to evaluate and quantify how FPGAs can be suitable for the implementation of complex ac drive controllers. The case of a sensorless controller for a synchronous machine has been chosen. The chosen sensorless method is based on the extended Kalman filter (EKF) which estimates the rotor position and speed from the current and voltage quantities [5] - [10] . This sensorless controller includes a proportional-proportional-integral (PI) (P-PI)-based speed regulator, Anti-windup PI-based current regulators associated with a PWM module. Due to the EKF complexity, such sensorless controller is systematically implemented in DSP controllers. With these solutions, the execution time is frequently evaluated to several tens or hundreds of microseconds.
In order to extract the benefits of using FPGAs in such applications, a quantitative comparison to a software DSPbased solution is made. The whole sensorless controller has been implemented in both software and hardware cases. The control bandwidth of both controllers is then quantified.
A first version of this work is proposed in [18] . An enlarger study is then made. Indeed, an in-depth analysis of the contribution of FPGAs for complex ac drive applications is added. Also, hardware-in-the-loop (HIL) results are provided. This paper is organized as follows. In Section II, the contribution of FPGAs for complex ac drive applications is deeply discussed. The whole sensorless control system is described in Section III. In this section, an overview of the EKF principle, the speed controller, and the current controller is made. The fourth section presents the development and the experimental validation of the hardware FPGA-based sensorless controller. In the fifth section, a comparison to a DSP-based controller is achieved. The influence of the execution time on the control bandwidth is discussed and illustrated by Matlab/Simulinkbased simulations, HIL tests, and experimentations.
II. CONTRIBUTION OF FPGAS FOR COMPLEX AC DRIVE APPLICATIONS
In this section, a deep understanding of how hardware FPGAbased controllers can be a good alternative to their softwarebased counterparts (e.g., DSP-based controllers) is proposed. To do so, complex ac drive control applications are focused on. The case of an EKF-based sensorless controller is emphasized. We start by discussing the software-based implementation of such a controller. Then, the influence of the execution time on the control performances is studied. This is followed by the presentation of key solutions to reduce this execution time. From these solutions, we are going to make the transition to the interest of using FPGAs as implementation targets.
A. Software-Based Implementation
To start with, let us mention that a wide range of complex control applications are mostly carried out with software-based controllers such as DSPs. The main reasons of this statement are as follows:
1) a good software flexibility, rapid prototyping, and an easy way of coding (C/C++); 2) the low cost of the device (e.g., Texas Instrument TMS320F2808 DSP: $31.52/100 units) [12] ; 3) the high level of integration since a DSP integrates many heterogeneous elements in the same device (PWM, timers, analog-to-digital converter (ADC), CPU, memory blocks, etc.); 4) good control performances depending on the application demands (in terms of control bandwidth and in terms of control quality); 5) possibility to implement floating-point arithmetic (e.g., Texas Instrument TMS320C6747) [12] . In contrast, it is essential to indicate that in some cases, the timing performances of these software controllers can easily be a severe drawback. This is definitely due to DSP-based internal architectures which are fixed. This leads to serialize the treatment. Consequently, the more complex is the implemented control algorithm, the longer is the execution time. To make a connection with the example of the EKF-based sensorless controller, in [5] - [10] , the total execution time of the developed EKF-based sensorless controllers has been evaluated from 90 to 500 μs. Fig. 1 shows a three-axis diagram where a link is made between the DSP architecture, the complexity of the algorithm, and the execution time. We can notice that, with a fixed architecture, the more complex is the algorithm, the longer is the 
B. Influence of the Execution Time on the Control Performances
From the control point of view, a long execution time of the implemented algorithm introduces delays in the control closed loop. Consequently, the bandwidth and the quality of the implemented controller are downgraded. This is particularly true in the case of high-speed ac drives such as avionic systems [17] where high frequencies are operated and high control performances are required. Fig. 2 shows the frequency response of the sensorless speed control closed loop (EKF based). The considered transfer function links the actual speed ω e and the speed reference ω * e . This response is obtained after having applied a sinusoidal waveform (with variable frequency) to the speed reference at around 1256 rd/s (4000-r/min mechanical speed). The influence of the execution time (percentage over the sampling period T s = 100 μs) on the control bandwidth is highlighted. This response is obtained according to the quantitative analysis made in Section V.
C. Key Solutions to Reduce the Execution Time
In order to reduce the impact of the execution time, let us analyze some of the appropriate solutions. They are listed in Table I .
Staying always with software solutions, many possibilities can be of great interest. For example, the first reaction could be the reduction of the complexity of the algorithm which leads to make compromises with the algorithm performances. In a more systemic point of view, the use of a high-clockingfrequency DSP can be a simple and relevant resort. However, the problem that matters is the availability of DSP which is dedicated to control applications (i.e., fast DSP controller). Also, the parallelization of tasks using multi-DSP structures is possible which, in contrast, downgrades the system integration and reliability. Another possibility is the assembly coding of the device. Although this way of coding allows the optimization of the used hardware resources, the limit here is the portability of the design to different devices.
Finally, a completely different alternative to these key solutions is the use of hardware solutions such as FPGAs.
D. Why the Use of FPGA?
FPGAs are outperforming today's software solutions by exploiting the inherent algorithm parallelism. This allows a designer to develop a hardware FPGA architecture that is fully dedicated to the algorithm to implement. Thus, allying today's FPGA high-speed performances with parallelism leads to a drastic reduction of the execution time.
Before focusing on the chosen sensorless controller, it is fair to recall that FPGA-based controllers have already been successfully applied in a wide range of power electronics and drive applications (e.g., [15] - [26] ). In [19] and [20] , authors give a clear understanding of the benefits of using FPGAs for power electronics and drive applications.
On the same basis of what have been presented for DSP in Section II-A, Fig. 3 shows the performances obtained with an FPGA-based controller. It can be seen that an additional area degree of freedom is ensured. The designer can develop a fully dedicated FPGA architecture that preserves the algorithm parallelism. Consequently, the execution time is reduced. The development of the FPGA-based sensorless controller and the quantification of its performances are achieved in Section III. The comparison to its DSP-based counterpart is made in Section V. 
E. FPGA Implementation Constraints
Now, having in mind the advantages of using FPGAs, there are anyhow some implementation constraints to manage, particularly for complex digital controllers.
First of all, the development of a hardware architecture ought to consider the available FPGA resources. The latter are linked to the cost of the FPGA device. For example, a recent generation low-cost FPGA has the following features and price: Xilinx XC3S1000 Spartan_3 contains 17 280 logic cells (one million gates). The cost of 100 units of this device is $40 (from Avnet, December 2010) [11] .
In the field of power electronics and drive applications, the cost is a key issue. As a consequence, the low-cost FPGA families are preferred. From this constraint and depending on the complexity of the control algorithm, the factorization of the algorithm is necessary. The objective of this factorization is the use of a minimum of operators that process a maximum of operations. However, as shown in Fig. 4 , the higher is the level of factorization, the longer is the execution time since the treatment is serialized. A compromise between the level of factorization and the execution time limit is then essential.
Besides the level of factorization, the data word length is also another significant concern. Indeed, the data word length is fully customized. Thus, the size of the FPGA architecture is also linked to the size of the processed data. For this reason, the designer has to make the choice of the word length that suits the available FPGA resources without downgrading the control stability and precision.
To face all the presented implementation constraints without altering control performances, it is mandatory to use a rigorous and well-structured design methodology. An example of a dedicated design methodology is proposed in [20] .
In the following, we are going to develop and then compare an FPGA-based controller with a DSP-based controller in the case of a complex ac drive control application. As mentioned before, a focus is given on an EKF-based sensorless speed controller for a synchronous machine. The objective is to evaluate and quantify the impact of the execution time on the control bandwidth. 
III. DESCRIPTION OF THE SENSORLESS CONTROL SYSTEM
The structure of the developed control system is shown in Fig. 5 . The power stage consists of a salient synchronous motor (SM) linked to a powder-brake load. The stator is fed by a voltage source inverter (VSI), and the rotor is fed by a buck converter.
The digital control unit consists of a Xilinx FPGA ([11]) on one hand and a Texas Instrument DSP ( [12] ) on the other hand. During the development of the FPGA-based controller, we will evaluate the time/area performances in the case of low-cost Spartan FPGAs and the case of highperformance Virtex FPGAs. The following devices are chosen: Spartan_3E (xc3s1600E), Spartan_6 (xc6slx150), Virtex_2P (xc2vp30), and Virtex_6 (xc6vsx475). As for the DSPcontroller and for a comparison purpose, a TMSF2808 DSP [12] is used.
A. EKF Module
The implemented EKF module is composed of three-phase to d−q transformation modules and an EKF. The latter is used as a nonlinear observer which estimates the rotor position and speed from the stator voltages and currents. It is based on the normalized d−q model of the used salient SM according to (1) . This model is derived under the so-called "infinite inertia" hypothesis which means that the speed dynamic is neglected regarding the other electrical dynamics [5] - [10] where x n is the normalized state space vector. u n and y n are the normalized system input and output vectors, respectively,
V B , I B , ω B , and θ B are the base values for normalization. The model and measurement disturbances are statistically described by the zero-mean Gaussian noises w and v characterized by covariance matrices Q and R, respectively.
Relation (4) presents the discrete-time model obtained using the first-order forward-Euler approximation. T s is the sampling period, and k the sampling index
Fig . 6 summarizes the EKF algorithm. The latter is done in two main steps, prediction step and innovation step. The first one consists in predicting the state vectorX nk/k−1 of the used system model from u nk−1 andX nk−1/k−1 . Once this step is achieved, the innovation step is launched. This one consists in compensating the predicted vectorX nk/k−1 using the performed Kalman gain K nk and the measurement vector y nk and generates the estimated optimal vectorX nk/k . Table II shows the processed EKF equations within each step.
The covariance matrices P 0 , Q, and R represent the initial state error, the model noise, and the measurement noise, respectively. Their tuning has been done according to the methodology proposed in [5] . The latter consists of a trial-anderror procedure which gives some guidelines to be followed in order to set the EKF estimation behavior during the transient and at steady state. Then, varying the matrix P 0 yields different transient amplitudes. Varying Q and R yields the setting of the transient duration, the steady-state behavior. It is a common practice to assume these covariance matrices to be diagonal and invariant. Table III gives an idea about the complexity of the EKF algorithm. 
B. Speed Controller
The considered speed controller is made up using a P-PI regulator. As deeply studied in [15] , this controller is characterized by double speed feedback loops, an internal loop and an external loop. The first one consists of a proportional regulator which imposes, as desired, the poles of the controlled system. The external speed-control feedback loop is performed via a PI regulator in order to ensure zero steady-state error and to set the response dynamic.
C. Stator-Current Controller and CB-PWM
The implemented stator-current controller is based on an antiwindup PI regulator [15] . The latter calculates the d−q voltage references according to the measured and reference currents. After a coordinate transformation, the three-phase voltage references are processed. Then, the used carrier-based PWM (CB-PWM) (with zero-sequence signal [14] ) generates the PWM signals.
D. Voltage Interface
In order to reduce the number of voltage sensors, the voltage interface has been developed. This interface generates the three-phase stator voltages from the measured dc voltage and three-phase stator reference voltages according to relation
E. Rotor-Current Controller
As far as rotor current is concerned, a hysteresis controller and a buck converter have been implemented in order to maintain the rotor current equal to a constant value [15] .
IV. DEVELOPMENT OF THE FPGA-BASED CONTROLLER
A. Development of the FPGA Architecture
Due to the intensive and complex EKF treatment, the development of the FPGA architecture needs a special care regarding the optimization of the consumed hardware resources without downgrading timing performances. For example, the whole matrix treatment (Table II) performs many intensive operations such as multiplications. Thus, a factorization of the corresponding operators has to be achieved so as to reduce and limit the consumed FPGA cells and peripherals. The Algorithm Architecture Adequation methodology can be adopted [20] .
In this paper, only the FPGA architecture of the Kalman gain and covariance matrix generator (7, 8 , and 9, Table II) is shown (Fig. 7) . The matrix multiplications have been factorized and made by only one 4 × 4 matrix multiplier. The latter is also factorized and uses four multipliers to perform successively 64 multiplications. Then, the whole module uses four multipliers to perform up to 318 multiplications. The matrix-inversion module implements a divider module for the determinant inversion and a scalar-matrix multiplier. Fig. 8 shows the timing diagram of the implemented FPGAbased sensorless controller. The treatment is synchronized with the PWM carrier peaks. In our case, the sampling period is equal to the switching period (100 μs). The following steps are processed.
B. Timing Diagram of the Sensorless Control
1) At the beginning of the kth sampling period k · T s , the external ADCs convert the dc voltage V dcnk and the stator currents i sna_k and i snb_k . At the same time, the voltage interface and the EKF module are activated. The latter starts with the three-phase to d−q transformation, the prediction step and the computation of the Kalman gain (using the inputs u nk−1 andX nk−1/k−1 ). A three-phase to d−q transformation is implemented so as to generate the measured i snd_k and i snq_k needed in the innovation step. 2) Once the EKF treatment is achieved, the estimated state space vector is generated, and the estimated speed and position are used by the speed controller and the current controller, respectively. The switching signals S a , S b , and S c are then generated. 
C. Design Synthesis and Time/Area Performance Analysis
This execution time has been calculated using (12) . With a fully pipelined architecture, this execution time can be rewritten as a function of the latency and the operating clock period.
The obtained results indicate that both of the chosen FPGA solutions and the fixed factorization level lead to short execution times.
D. Experimentation
The experimental setup shown in Fig. 9 is composed of a 0.8-kW 1500-r/min SM associated controlled load (powder brake). The SM is supplied by a SEMIKRON VSI module which implements SKM 50GB123D insulated-gate bipolar transistor modules.
The whole sensorless control has been implemented on a Xilinx Virtex_2P FPGA board with a 50-MHz clocking resource. This device belongs to the high-performance FPGA family. This may seem confusing with the analysis made in the previous section where the objective was the use of low-cost FPGAs. The reason of using such FPGA board was only related to experimental constraints where a high number of signals are wired (89 signals), mainly due to the position encoder and to the ADC board. With a 50-MHz clock frequency, the execution time is equal to 6 μs. The sampling period T s has been set to 100 μs as well as the PWM switching period. The same control has also been implemented in the TMSF2808 DSP board, with a 100-MHz clocking resource, for the comparison software/hardware purpose. Fig. 10 shows the obtained experimental results obtained in the case of the FPGA-based solution. Fig 10(a) shows the waveform of the actual and estimated speed, and Fig. 10(b) shows the waveform of the actual and estimated electrical position. Fig. 10(c) and (d) shows the speed-ramp responses where a 1000-r/min mechanical speed reference ramp has been applied. 
V. COMPARISON TO A DSP-BASED CONTROLLER
As indicated in the introduction, the performances of the developed FPGA-based sensorless speed controller have been compared to a full software solution based on a DSP. The aim is to study and discuss the influence of the necessary execution time of the whole sensorless algorithm on the control bandwidth and quality. To this aim, simulation, HIL, and experimental tests have been achieved.
The used DSP target is the TI TMSF2808 DSP [12] . Fig. 11 shows the timing diagram. With a 100-MHz clock frequency, the total execution time is evaluated to 66 μs. The sampling period of the digital treatment has been set to 100 μs, which is the same as the PWM switching period.
As for the hardware FPGA-based solution, the corresponding execution time is evaluated to 6 μs. The latter is obtained for a 50-MHz clock frequency (see the former section). It is 11 times less than the execution time obtained with the DSP-based controller. Fig. 12 shows the synoptic of the speed sensorless control closed loop. In order to illustrate the impact of the execution time on the dynamic behavior, a time delay is introduced. The sensorless controller tuning (EKF, speed, and current regulators) remains the same in both cases as well as the motor load conditions.
As it can be noticed in this figure, the introduced time delay has an impact on the estimated speed and position. For the latter, this time can be considered as a phase shift and then influences Park transformations. Consequently, erroneous values are processed which affects the behavior of speed and current controllers. In other words, the control bandwidth is then influenced.
A. Influence of the Time Delay on Park Transformations
Relation (13) presents the equation of the abc_dq transformation module, where [R(θ en )] is the rotation matrix. This module generates the d−q stator currents from the measured currents and the estimation position with the consideration of the time delay (phase shift). The latter is set to T ssc = T s = T pwm = 100 μs for the DSP-based solution and to T ssc = T exFPGA = 6 μs for the FPGA one
From this relation, it can be noticed that when the operating speed increases, erroneous values are processed. For instance, in case of a 1256-rd/s electrical speed [corresponding to a 4000-r/min mechanical speed, the case of a high-speed ac drive (see the Appendix)], the processed currents are written as As for the dq_abc transformation module, (16) , shown at the bottom of the page, presents the corresponding equation. Here, again the influence of the introduced phase delay has an increasing impact with regard to the operating speed. In the Step response (4000-r/min mechanical speed)-HIL tests.
case of a 1256-rd/s operating speed, the obtained three-phase voltages are expressed in (17) and ( 
Thus, in case of a high-speed operating condition, the introduced error is less important in the case of FPGA solution than in the case of DSP solution.
B. Influence of the Time Delay on the Controller Bandwidth
As mentioned before, the introduced errors on Park transformations and the time delay introduced in the speed controller have a significant impact on the behavior of the corresponding regulators.
The speed controller processes the i * snq reference for the current controller. With the consideration of the time delay, the corresponding mathematical equation is then
The dq-voltage references generated by the PI-based regulator (with the dq axis decoupling assumption) are expressed in (20) . According to the latter, the influence of time and phase delay can be stressed Fig. 13 shows the obtained simulation and experimental results. These results are obtained for a low-speed 1500-r/min ac drive (see the Appendix). Fig. 13(a) shows the frequency response of the speed-control closed loop. The considered transfer function links the actual speed and the reference speed. This response is obtained after having applied a sinusoidal waveform (with variable frequency) to the speed reference at around 750 r/min. Also, a step response is shown in Fig. 13(b) and (c). These results indicate that for a low operating speed system, the influence of the time delay is of less importance since the error in Park transformations and the delay in the speed controller are negligible. This is not the case for a high-speed 8000-r/min ac drive (see the Appendix) [17] , where a notable difference on the dynamic behavior is indicated. Fig. 14 shows the obtained HIL results. An FPGA-based real-time emulator of the high-speed machine is developed. To reproduce the behavior of a DSPbased controller, programmable delays have been introduced. From these results, it can be concluded that the short execution time ensured by the FPGA solution provides then a larger bandwidth than the DSP one. 
VI. CONCLUSION
The aim of this paper has been to present a fully FPGA-based sensorless speed controller for an SM using an EKF. The contribution of FPGAs for such complex ac drive applications is, at first, analyzed. Then, the sensorless control system is presented. After having presented this FPGA solution, authors have made a comparison to its DSP-based counterpart. To this purpose, the same sensorless speed controller (same complexity) has been implemented using a DSP development kit. The influence of the execution time is discussed, and the dynamic behavior is evaluated in both cases.
In the case of the FPGA solution, the obtained execution time is evaluated to 6 μs (50-MHz clock frequency), and the one obtained with the DSP solution is evaluated to 66 μs (100-MHz clock frequency).
The obtained simulation, experimental, and HIL results indicate that the time delays introduced in the controller closed loop and caused by such a long execution time (the case of DSP-based solution) have a significant impact on the controller bandwidth. This impact increases when the operating speed increases and when using high-speed ac drives. APPENDIX See 
